## What is claimed:

adda	$\geq$

- 1. A method of making a semiconductor device having aluminum alloy lines over aluminum alloy plugs without forming plug recesses comprising:
- forming a first metal layer on a substrate;
- 4 forming a dielectric layer over the first metal layer;
- defining a via in the dielectric layer of sufficient depth to expose the first metal layer;
- 7 forming an aluminum alloy plug in the via;
- 8 forming a second metal layer over the aluminum alloy plug;
- 9 etching the second metal layer with a first etch chemistry;
- 10 changing to a second etch chemistry, wherein the etch rates of the second
- metal layer and the exposed dielectric layer, as provided by the second etch
- 12 chemistry are approximately equal; and
- over etching the second metal layer using the second etch chemistry.
- 1 2. The method as recited in claim 1/wherein over etching the second metal
- 2 layer comprises etching a portion of the aluminum plug, not covered by the
- 3 second metal layer, substantially flush with the surrounding dielectric.
- 1 3. The method as recited in claim 1 wherein the first etch chemistry
- 2 comprises a chlorine-based chemistry and the second etch chemistry comprises a
- 3 fluorine-based chemistry.
- 1 4. The method as fecited in claim 1 wherein the first etch chemistry is
- 2 selected from the group of HCl, Cl<sub>2</sub> and BCl<sub>3</sub> and the second etch chemistry is
- 3 selected from the group of  $SF_6$ ,  $CF_4$ ,  $CHF_3$ , and  $C_2F_6$ .
- 1 5. The method as recited in claim 1 wherein the second etch chemistry has a
- 2 selectivity ratio of 1:1 for the aluminum alloy and the dielectric.

VLSI.225PA/3226

- 1 6. The method of claim 1 wherein the first etch chemistry comprises a
- 2 chemistry selected from the group of HCl, Cl<sub>2</sub> and BCl<sub>3</sub> combined with at least
- 3 one gas from the group of  $N_2$ , Ar and CHF<sub>3</sub>.
- 1 7. A method of making a semiconductor device having aluminum alloy lines
- 2 over aluminum alloy plugs without forming plug recesses comprising:
- 3 forming a first metal layer on a substrate;
- 4 forming a dielectric layer over the first metal layer;
- defining a via in the dielectric layer of sufficient depth to expose the first
- 6 metal layer;
- depositing a barrier layer substantially conforming to the via;
- 8 forming an aluminum alloy plug in the via and;
- 9 forming a second metal layer over the aluminum alloy plug;
- etching the second metal layer with a first etch chemistry;
- 11 changing to a second etch chemistry, wherein the etch rates of the second
- metal layer, the exposed dielectric layer, and the barrier layer, as provided by the
- second etch chemistry are approximately equal; and
- over etching the second metal layer using the second etch chemistry.
- 1 8. The method as recited in/claim 1 wherein over etching the second metal
- 2 layer comprises etching portions of the aluminum plug and barrier layer, not
- 3 covered by the second metal layer, substantially flush with the surrounding
- 4 dielectric.
- 1 9. The method as recited in claim 7 wherein the second etch chemistry has a
- 2 selectivity ratio of 1:1/:1 for the aluminum alloy, barrier metal, and the dielectric.
- 1 10. The method as recited in claim 7 wherein the first metal layer and the
- 2 second metal layer comprise aluminum alloys electrically coupled with the barrier
- 3 <del>∠ layer.</del>

16

17

	<b>,</b>
1	11. The method of claim 7 wherein the first etch chemistry comprises a
2	chemistry selected from the group of HCl, Cl <sub>2</sub> and BCl <sub>3</sub> .
1	12. The method of claim 7 wherein the first etch chemistry comprises a
2	chemistry selected from the group of HCl, Cl2 and BCl3 combined with at least
3	one gas from the group of N <sub>2</sub> , Ar and CHF <sub>3</sub>
1	
1	13. The method of claim 7 wherein the barrier layer is comprised of a metal
2	selected from the group of titanium, tantalum, tungsten, and molybdenum.
1	14. A method of making a semiconductor device having aluminum alloy lines
2	over aluminum alloy plugs without forming plug recesses comprising:
3	forming a first metal layer;
4	forming a dielectric layer over the first metal layer;
5	defining a via in the dielectric layer of sufficient depth to expose the first
6	metal layer;
7	forming an aluminum alloy plug in the via;
8	forming a second metal layer;
9	etching the second metal layer with a first etch chemistry selected from the
10	group of HCl, Cl <sub>2</sub> and BCl <sub>3</sub> ;
11	changing the etch chemistry to a second etch chemistry by selecting the
12	etch chemistry from the group of SF <sub>6</sub> and CF <sub>4</sub> , CHF <sub>3</sub> , C <sub>2</sub> F <sub>6</sub> , wherein the etch rates
13	of the second metal layer and the exposed dielectric layer, as provided by the
14	second etch chemistry are approximately equal; and
15	over-etching the second metal layer with the second etch chemistry such

that a portion of the aluminum plug not covered by the second metal layer is

etched substantially flush with the surrounding dielectric.

	<i>)</i>	
1	1	ning a semiconductor device having aluminum alloy lines
2	over aluminum alloy plu	ngs surrounded by a dielectric layer and electrically
3	coupled to a lower level	metal layer, comprising:
4	placing one or m	ore wafers inside a plasma etch reactor chamber;
5	reducing the cha	mber pressure until vacuum is achieved;
6	performing a bul	lk etch of the aluminum alloy lines and aluminum alloy
7	plugs;	/ / / / / / / / / / / / / / / / / / / /
8		ndpoint etch of the aluminum allow lines and aluminum;
9	performing a res	sidue etch of the aluminum allow lines and aluminum 21/2.
10	plugs;	
11	<del>-</del>	ver-etch of the aluminum alloy lines and aluminum alloy
12	plugs wherein the etch i	rates of the aluminum alloy lines and the dielectric layer,
13		etch are approximately equal; and
14	breaking vacuur	n so that wafers can be removed from the plasma etch
15	reactor chamber.	Q
1	16. The method as a	recited in claim 15 wherein the aluminum alloy plugs are
2	surrounded by a barrier	layer.
1		recited in claim 16 wherein performing an over-etch of the
2		nd aluminum alloy plugs comprises etching portions of the
3	aluminum alloy plugs a	and the barrier layer, not covered by the aluminum alloy
4	lines, substantially flus	h with the surrounding dielectric layer.
1	18. The method as	recited in claim 16 wherein the barrier layer is comprised
2	of a metal selected from	n the group of titanium, tantalum, tungsten, and
3	molybdenum.	
1	19. A method of et	ching a semiconductor device having aluminum alloy lines
		olugs surrounded by a dielectric layer and a barrier layer and
2	<i>1</i>	a lower level metal layer, comprising:
3		<u> </u>
	VLSI.225PA/3226	

	<b>∆</b> .
4	placing one or more wafers inside a plasma etch reactor chamber
5	reducing the chamber pressure until vacuum is achieved;
6	performing a bulk etch of the aluminum alloy lines and aluminum alloy
7	plugs;
8	performing an endpoint etch of the aluminum alloy lines and aluminum;
9	performing a residue etch of the aluminum alloy lines and aluminum
10	plugs;
11	performing an over etch of the aluminum alloy lines and aluminum alloy
12	plugs wherein the etch rates of the aluminum alloy lines, the dielectric layer and
13	the barrier layer, as provided by the over etch are approximately equal; and
14	breaking vacuum so that wafers can be removed from the plasma etch
15	reactor chamber.
1	20. The method as recited in claim 19 wherein the barrier layer is comprised
2	of a metal selected from the group of titanium, tantalum, tungsten, and
3	molybdenum.
1	21. The method as recited in claim 15 wherein performing the bulk etch of the
2	aluminum alloy lines includes:
3	<ul> <li>introducing BCl<sub>3</sub> and Cl<sub>2</sub> at a flow rate of about 30 to 40 sccm for each</li> </ul>
4	species and maintaining chamber pressure to a range of about 9 to 12 mT
5	for about 30 seconds; and
6	etching the aluminum alloy lines for about 20 to 28 seconds at an RF-Top
7	Power between 300 and 415 watts and an RF-Bottom Power between 85
8	to 115 watts;
9	wherein the performing the endpoint etch includes:
10	etching for about 42 to 58 seconds at an RF Top Power between 300 and
11	415 watts and an RF Bottom Power between 190 to 260 watts until a
12	trigger value of indicating AlCu clearing is reached;

VLSI.225PA/3226

13

wherein the performing the residue etch includes:

	•.
14	<ul> <li>changing the BCl<sub>3</sub> and Cl<sub>2</sub> flow rates to a range 43 to 58 sccm and to a</li> </ul>
15	range of 25 to 35 sccm, respectively and etching for about 3 to 7
16	seconds; and
17	wherein performing the over etch includes:
18	<ul> <li>introducing SF<sub>6</sub> at a flow rate of 17 to 23 sccm and etching for about</li> </ul>
19	43 to 58 seconds.
1	22. The method as recited in claim 19 wherein performing the bulk etch of the
2	aluminum alloy lines includes:
3	• introducing BCl <sub>3</sub> and Cl <sub>2</sub> at a flow rate of about 30 to 40 sccm for each
4	species and maintaining chamber pressure to a range of about 9 to 12 mT
5	for about 30 seconds; and
6	<ul> <li>performing a TiN and AlCu bulk etch for/about 20 to 28 seconds at an RF</li> </ul>
7	Top Power between 300 and 415 watts and an RF-Bottom Power between
8	85 to 115 watts;
9	wherein the performing the endpoint etch includes:
10	<ul> <li>performing an AlCu endpoint etch/for about 42 to 58 seconds at an RF</li> </ul>
11	Top Power between 300 and 415/watts and an RF Bottom Power between
12	190 to 260 watts until a trigger/value of indicating AlCu clearing is
13	reached;
14	wherein the performing the residue etch includes:
15	• changing the BCl <sub>3</sub> and Cl <sub>2</sub> flow rates to a range 43 to 58 sccm and to a
16	range of 25 to 35 scc/m, respectively and performing a copper residue
17	etch for about 3 to f seconds; and
18	wherein performing the over etch includes:
19	introducing SF <sub>6</sub> at a flow rate of 17 to 23 sccm and performing a Ti+ 1:1:1 over
20	etch for about 43 to 58 seconds.
1	23. A method of etching a semiconductor device after the formation of
2	aluminum alloy lines over aluminum alloy plugs coupled to a lower level metal
3	layer without forming plug recesses comprising:
	VLSI.225PA/3226

dad dad
i[]
١,
ٳٙڽڎ
47
L,)
4.
(÷)
<b>#</b>
i.
fu
da.
ļa ļa
Į.j
¥ .

4	placing one or more wafers inside a plasma etch reactor chamber;
5	reducing the chamber pressure until vacuum is achieved;
6	introducing BCl <sub>3</sub> and Cl <sub>2</sub> at a flow rate of about 30 to 40 sccm for each
7	species and maintaining chamber pressure to a range about 9 to 12 mT for about
8	30 seconds;
9	performing a TiN and AlCu bulk etch for about 20 to 28 seconds at an RF-
10	Top Power between 300 and 415 watts and an RF-Bottom Power between 85 to
11	115 watts;
12	performing an AlCu endpoint etch for about 42 to 58 seconds at an RF
13	Top Power between 300 and 415 watts and an RF Bottom Power between 190 to
14	260 watts until a trigger value of indicating AlCyclearing is reached;
15	changing the BCl <sub>3</sub> and Cl <sub>2</sub> flow rates to a range 43 to 58 sccm and to a
16	range of 25 to 35 sccm, respectively and performing a copper residue etch for
17	about 3 to 7 seconds;
18	introducing SF <sub>6</sub> at a flow rate of 17 to 23 secm and performing a Ti+ 1:1:1
19	over-etch for about 43 to 58 seconds; and
20	shutting off the flow of etchant gases and allowing chamber to pump down
21	to vacuum; and
22	breaking vacuum so that wafers can be removed from the plasma etch
23	reactor chamber.
1	24. A semiconductor device manufactured according the method of claim 1
1	25. A semiconductor device manufactured according to the method of claim 7
1	26. A semiconductor device manufactured according the method of claim 14

Add Ad